
AD1870
REV. A
–
16
–
BCLK
RDEDGE = LO
OUTPUT
BCLK
RDEDGE = HI
31
32
1
2
3
16
SOUT
OUTPUT
WCLK
OUTPUT
TAG
OUTPUT
LSB
LEFT TAG
MSB
LSB
RIGHT TAG
MSB
31
32
1
2
3
16
MSB-1
LEFT DATA
MSB-2
LSB
MSB-1
RIGHT DATA
MSB
MSB-2
LSB
ZEROS
ZEROS
ZEROS
L
R
CK
OUTPUT
17
18
17
18
MSB
Figure 13. Serial Data Output Timing: Master Mode, Left-Justified with No MSB Delay,
S/
M
= LO, R
L
JUST = LO,
MSBDLY
= Hl
BCLK
RDEDGE = LO
OUTPUT
BCLK
RDEDGE = HI
32
1
2
3
4
17
SOUT
OUTPUT
WCLK
OUTPUT
TAG
OUTPUT
MSB
LEFT TAG
MSB
RIGHT TAG
31
32
1
2
3
4
17
MSB-1
LEFT DATA
MSB-2
LSB
MSB-1
RIGHT DATA
MSB
MSB-2
LSB
ZEROS
ZEROS
ZEROS
L
R
CK
OUTPUT
MSB
LSB
LSB
Figure 14. Serial Data Output Timing: Master Mode, I
2
S-Justified, S/
M
= LO, R
L
JUST = LO,
MSBDLY
= LO
BCLK
RDEDGE = LO
BCLK
RDEDGE = HI
31
32
1
2
3
4
16
SOUT
OUTPUT
WCLK
OUTPUT
TAG
OUTPUT
19
20
21
32
1
2
INPUT
HI
HI
5
17
18
LSB
LEFT TAG
MSB
MSB
LSB
RIGHT TAG
LEFT TAG
LSB
MSB
MSB-14
LSB
PREVIOUS DATA
MSB-1 MSB-2 MSB-3
LEFT DATA
MSB-4
MSB-3 MSB-4
LSB
MSB-1 MSB-2
RIGHT DATA
LSB
MSB-1
LEFT DATA
MSB
L
R
CK
INPUT
MSB
MSB
Figure 15. Serial Data Output Timing: Slave Mode, Left-Justified with No MSB Delay,
32-Bit Frame Mode, S/
M
= Hl, R
L
JUST = LO,
MSBDLY
= Hl